MARC보기
LDR06335cmm u2200733Ki 4500
001000000310661
003OCoLC
00520230525140608
006m o d
007cr cnu---unuuu
008170310s2016 enka ob 001 0 eng d
019 ▼a 986758914 ▼a 986863848 ▼a 993650858
020 ▼a 9781443896313 ▼q (electronic bk.)
020 ▼a 1443896314 ▼q (electronic bk.)
020 ▼z 1443897787
020 ▼z 9781443897785
0248 ▼a 99970084006
0291 ▼a AU@ ▼b 000059754773
035 ▼a (OCoLC)974947797 ▼z (OCoLC)986758914 ▼z (OCoLC)986863848 ▼z (OCoLC)993650858
040 ▼a N$T ▼b eng ▼e rda ▼e pn ▼c N$T ▼d YDX ▼d IDEBK ▼d UAB ▼d EBLCP ▼d OCLCF ▼d OCLCQ ▼d UPM ▼d 248032
049 ▼a MAIN
050 4 ▼a QA76.17 ▼b .K35 2016eb
072 7 ▼a COM ▼x 013000 ▼2 bisacsh
072 7 ▼a COM ▼x 014000 ▼2 bisacsh
072 7 ▼a COM ▼x 018000 ▼2 bisacsh
072 7 ▼a COM ▼x 067000 ▼2 bisacsh
072 7 ▼a COM ▼x 032000 ▼2 bisacsh
072 7 ▼a COM ▼x 037000 ▼2 bisacsh
072 7 ▼a COM ▼x 052000 ▼2 bisacsh
08204 ▼a 004.09 ▼2 23
1001 ▼a Kaisler, Stephen H. ▼q (Stephen Hendrick), ▼e author.
24510 ▼a Birthing the computer : ▼b from relays to vacuum tubes / ▼c by Stephen H. Kaisler.
264 1 ▼a Newcastle upon Tyne : ▼b Cambridge Scholars Publishing, ▼c 2016.
300 ▼a 1 online resource (xxi, 354 pages) : ▼b illustrations.
336 ▼a text ▼b txt ▼2 rdacontent
337 ▼a computer ▼b c ▼2 rdamedia
338 ▼a online resource ▼b cr ▼2 rdacarrier
504 ▼a Includes bibliographical references and index.
5050 ▼a List of Figures; List of Tables; Part I; Chapter One; 1.1 The Z1; 1.2 The Z2; 1.3 The Z3; 1.3.1 Z3 Architecture; 1.3.2 Memory; 1.3.3 Floating Point Registers; 1.3.4 Input and Output; 1.3.5 Instruction Execution; 1.3.6 Instruction Set; 1.3.7 Programming the Z3; 1.3.8 Z3 Assessment; 1.4 The Z4; 1.4.1 ETH and the Z4; 1.4.2 The Z5; 1.5 Plankalkul; 1.6 The Z11; 1.7 The Z22; 1.8 The Z23; 1.9 The Z31; 1.10 Assessment of Zuse's Computing Machines; Chapter Two; 2.1 ABC System Architecture; 2.2 The Atanasoff-Mauchly Conflict; 2.3 The ABC Reconstructed; 2.4 ABC Assessment; Chapter Three
5058 ▼a 3.1 Model I: The Complex Numerical Calculator3.2 Model II: The Relay Interpolator; 3.3 Model III: The Ballistic Computer; 3.4 Model IV: The Error Detector Mark II; 3.5 Model V; 3.6 Model VI; 3.7 Later BTL Machines; 3.8 Assessment of Stibitz's Relay Computers; Chapter Four; 4.1 Rebuilding Colossus; 4.2 Colossus Architecture; 4.3 Colossus and Code Breaking; 4.4 Assessment of Colossus; Chapter Five; 5.1 ASCC System Architecture; 5.1.1 Automatic Sequence Unit; 5.1.2 Arithmetic Calculations; 5.1.3 Interpolators; 5.1.4 Special Registers; 5.2 I/O System; 5.3 Programming the ASCC; 5.4 ASCC Assessment
5058 ▼a Chapter Six6.1 Mark II; 6.2 Mark III; 6.3 Mark IV; 6.4 Mark Machines Assessment; Chapter Seven; 7.1 SSEC System Architecture; 7.1.1 Electronic Storage Units; 7.1.2 Relay Storage; 7.1.3 Tape Storage; 7.1.4 Dial Storage; 7.1.5 Pluggable Storage; 7.1.6 Program Tapes; 7.2 SSEC Reliability; 7.3 SSEC Assessment; Chapter Eight; Further Reading; Exercises for the Reader; Part II; Chapter Nine; 9.1 ENIAC System Architecture; 9.1.1 Accumulators; 9.1.2 Control Units; 9.1.3 Master Programmer; 9.1.4 Arithmetic Units; 9.1.5 Constant Transmitter; 9.1.6 Function Table; 9.1.7 Input/Output Units
5058 ▼a 9.2 Later Modifications9.3 Applying ENIAC; 9.4 The ENIAC Women; 9.5 Myths and Stories about ENIAC; 9.6 Assessment of ENIAC; Chapter Ten; 10.1 The Von Neumann Report; 10.2 The Patent Dispute; 10.3 The "Real" EDVAC; 10.4 EDVAC Architecture; 10.4.1 System Architecture; 10.4.2 Memory System; 10.4.3 I/O System; 10.4.4 The EDVAC Console; 10.4.5 Debugging Support; 10.5 EDVAC Instruction Set; 10.6 Physical Challenges; 10.7 EDVAC Implementation; 10.8 EDVAC Software; 10.9 EDVAC Applications; 10.9.1 EDVAC Operation; 10.10 EDVAC Assessment; Chapter Eleven; 11.1 EDSAC System Architecture
5058 ▼a 11.2 The EDSAC Order Code11.3 Programming the EDSAC; 11.3.1 Subroutine Libraries; 11.3.2 The Travails of Paper Tape; 11.3.3 An EDSAC Simulator; 11.4 EDSAC Firsts; 11.5 EDSAC 2; 11.6 EDSAC Assessment; Chapter Twelve; 12.1 The SSEM Architecture; 12.2 Assessment of the SSEM; Chapter Thirteen; 13.1 System Architecture; 13.2 Instruction Set; 13.3 BINAC Assessment; Chapter Fourteen; 14.1 Pilot ACE System Architecture; 14.2 Programming the Pilot ACE; 14.3 Pilot ACE Assessment; 14.4 The ACE; Chapter Fifteen; 15.1 BRLESC I; 15.2 BRLESC II; 15.3 BRLESC Assessment; Further Reading
520 ▼a Birthing the Computer: From Relays to Vacuum Tubes is the first in a multi-volume series on historical computing machines. This series will span the development of computer systems from the Zuse machines of the early 1930s to about 1995 when microprocessors began to be commoditized. Each volume will focus on a range of technologies, or a class of machines or a particular vendor, and will describe the hardware of the machines and its peripherals, the operating system and system software, and its influence upon programming languages. This volume begins with the Zuse machines which were construct.
5880 ▼a Print version record.
590 ▼a eBooks on EBSCOhost ▼b All EBSCO eBooks
650 0 ▼a Computers ▼x History.
650 7 ▼a COMPUTERS / Computer Literacy ▼2 bisacsh
650 7 ▼a COMPUTERS / Computer Science ▼2 bisacsh
650 7 ▼a COMPUTERS / Data Processing ▼2 bisacsh
650 7 ▼a COMPUTERS / Hardware / General ▼2 bisacsh
650 7 ▼a COMPUTERS / Information Technology ▼2 bisacsh
650 7 ▼a COMPUTERS / Machine Theory ▼2 bisacsh
650 7 ▼a COMPUTERS / Reference ▼2 bisacsh
650 7 ▼a Computers. ▼2 fast ▼0 (OCoLC)fst00872776
655 4 ▼a Electronic books.
655 7 ▼a History. ▼2 fast ▼0 (OCoLC)fst01411628
77608 ▼i Print version: ▼a Kaisler, Stephen H. (Stephen Hendrick). ▼t Birthing the computer. ▼d Newcastle upon Tyne : Cambridge Scholars Publishing, 2016 ▼z 1443897787 ▼w (OCoLC)972508398
85640 ▼u http://search.ebscohost.com/login.aspx?direct=true&scope=site&db=nlebk&AN=1483876
938 ▼a ProQuest MyiLibrary Digital eBook Collection ▼b IDEB ▼n cis37763736
938 ▼a EBL - Ebook Library ▼b EBLB ▼n EBL4820201
938 ▼a ProQuest MyiLibrary Digital eBook Collection ▼b IDEB ▼n cis37763736
938 ▼a YBP Library Services ▼b YANK ▼n 13668969
938 ▼a EBSCOhost ▼b EBSC ▼n 1483876
990 ▼a 관리자